Abstract-This paper presents a high speed-low power CMOS comparator using composite cascode differential pair as a pre-amplification stage. The purpose of this work is to design a comparator for oversampled ADC application. This comparator is designed using 180nm CMOS technology with a power supply of 1.2V. Pre and post layout simulation of the proposed circuit is done using cadence tool. The total power consumption of the comparator is 71.61µW and unity gain-bandwidth is 1GHz. The DC offset voltage is 12mV, gain is 70dB while total area occupied by comparator is 684µm 2 . This design achieves an OSR (Oversampling Sampling Ratio) greater than 1000 which corresponds to SNR improvement of 30dB for Σ-Δ converters.
I. INTRODUCTION
Analog to digital conversion is a key factor in any electronic system. The analog data is converted to digital data so that processing could be easy and storage of data can be possible. ADC is categorized into Nyquist rate ADC and oversampled ADC. Conventional Nyquist rate converters need analog components which must be highly immune to noise and interface, but oversampling converters can be designed using simple and high tolerance analog components.
Comparators play a very important role in analog to digital conversion for increasing the overall performance of the system. Usually in any ADC the comparator consumes most power of the core (e.g., in Flash type ADC for n bit resolution 2 n -1 number of comparators are needed). Hence intelligent design methodologies are highly needed for low power -reduced area design.
With miniaturization of circuit, the design of comparators for low supply voltages (less than 3.3V) is a challenging task. The main cause of problem in low voltage design is that threshold voltage and V DSAT [3] , and Yu et al. [4] respectively.
This work presents a high speed uncompensated comparator for sigma delta ADCs focused for audio applications. For high gain bandwidth we avoid compensation techniques as it causes degradation in bandwidth.
Section II and Section III discusses the proposed work and offset issues while section IV presents the simulation work. Conclusions are discussed in Section V.
II. PROPOSED WORK
The modulator block diagram of the basic Σ-Δ modulator is shown in Fig. 1 . It consists of an integrator, comparator and a digital to analog unit. In Σ-Δ ADCs speed and resolution are complementary to each other. The block is followed by digital decimation filter to make complete Σ-Δ ADCs. The order of sigma delta modulator depends upon number of integrator. Σ-Δ ADCs uses one bit quantizer known as comparator. This block of Σ-Δ modulator is the main power consuming section of the modulator.
As the present work is designed for audio applications (bandwidth less than 25 kHz), hence to achieve an oversampling ratio >1000 the sampling frequency chosen is 50 MHz Moreover to design a Σ-Δ converter for these applications we need a high speed comparator which can work satisfactorily in this range and dissipate minimum power. The current work thus deals with efficient design of comparator and is designed using four stages as presented in Fig. 2 . [5] This composite cascode stage has the following advantages over conventional cascode. First it reduces the bias headroom voltage required and second it provides higher output impedance at low bias current hence being more power efficient. Mean time it settles some devices in sub threshold region and other in the active region.
The region of operation of transistor in inversion region is defined in terms of normalization current I f . If I f > 100 then transistor operates in strong inversion region and if I f << 1 then it operates in weak inversion region. The current I f can be defined as [6] : The transistor level schematic of proposed circuit is shown in Fig. 4 . In the composite cascode preamplifier, the transistors PM0 & PM1 operates in strong inversion region while the transistor PM2 & PM3 operates in weak inversion region. Transistors PM4, PM5, PM6 and PM7 form a current source and transistors NM0, NM1, NM2 and NM3 form a current sink. The sizing is done so that the output impedance of preamplifier stage can be increased. The current I 1 decides the unity gain bandwidth of preamplifier stage. The gain of preamplifier stage is 43dB and the gain bandwidth is 1GHz. The second stage of Fig. 4 is a latch circuit formed by the cross coupled NMOS pair NM5 and NM6. The output of preamplifier acts as input of latch. The main cause of offset in preamplifier-latch configuration is due to offset in preamplifier stage and in latch stage. The offset of preamplifier-latch comparator is made of two parts:  Offset Vos1 is caused by the input transistor mismatch of preamplifier and process variation while  Offset Vos2 is caused by the mismatch in transistor pair NM5 and NM6 of latch circuit. The analysis of offset voltage Vos1 can be defined by the formula [7] , [8] :
where S np are the offset due to nth transistor in preamplifier and S L is cumulative offset due to load transistors PM4, PM5, PM6 and PM7.
The total offset voltage [10] can therefore be defined as:
The latch is followed by a circuit which can quickly generate large amount of current so that a significant amount of output capacitance can be driven in a very short time. The latch comparator output drives a self biased differential pair and output of self biased differential pair drives push pull stage.
III. DYNAMIC DC OFFSET
The corresponding DC characteristic (shift in dc characteristic is known as offset) of comparator is invoked. To yield the variance of input offset voltage, statistical techniques (Monte Carlo simulations) is also carried out. This simulation result (put up in later section) shows the percentage of offset voltage due to transistor mismatch and process variation.
There are three sources of offset voltage in comparator.  First mismatch between input differential pair of PMOS (pairs PM0/PM1 and PM2/PM3).  Second mismatch is in the transistor of latch stage and  Third is due to process variation. The following equation gives the random mismatch in threshold voltage (δ Vth ) of transistor pair [9] :
where A Vth is defined as process dependent parameter, L and W are length and width of transistor pair respectively, D is distance between transistor pair in its layout while S V0 is variation of V T0 .
IV. SIMULATION RESULTS
The DC characteristic curve for the comparator is shown in Fig. 5 . These results are obtained from Spectre simulation for 180nm CMOS technology with 1.2V single ended power supply. The propagation delay τ PHL for the proposed circuit is 11ns and propagation delay τ PLH is 8ns.
For the statistical analysis of probability distribution of offset voltage, Monte Carlo simulation is carried out and the results are presented in Fig. 7, Fig. 8, Fig. 9 and Fig.  10 . The offset voltages due to mismatch in different pairs and due to process variation are presented in Table I . From Table- I it is clear that process variation is dominating the power spectral density of offset. However due to mismatch between the transistor pair it is about 4mV. The layout of the proposed comparator is also done on Cadence tool and is presented in Fig. 11 . Table II . The result shows that the proposed circuit dissipates minimum power and addresses the offset issue efficiently. For audio application the proposed circuit is highly suitable. 
